



CLOCK DIVIDER ASSIGNMENT



Under supervision of:

Eng. Ali Eltemsah

Submitted by: Mina Mikhaeel Fathy

The following snippets are some of the testing scenarios of the functionality of the Clock Divider block:

Figure 1: The start of the simulation, reset is asserted and the cases of driving the division ratio with 0 or 1.

the generated clock in these cases is the same as the reference clock.




Figure 2: The generated clock when the division ratio is 2 and 3.




Figure 3: The generated clock when the division ratio is 4 and 5.




Figure 4: The generated clock when the division ratio is 6 and 7.




Figure 5: The generated clock when the clock divider is decreasing from the previous value




Figure 6: The generated clock when the clock divider enable is deactivated. the generated clock in this case is the same as the reference clock.




Figure 7: The generated clock when the division ratio is 9 and 10.




Figure 8: The generated clock when the division ratio is 15.




Figure 9: The generated clock when the division ratio is 35.

